Posted on: 2019-06-04

« Return to Job Listings
» Apply For This Job
Position or Job Title DDR DESIGN ENGINEER
Position Industry Information Technology
Internal Job ID BP-43
Position Location (City) Boston
State Massachusetts
Country United States
ON or OFF Site? On-Site, NO Telecommute

Description & Requirements

Description of Job Opening
- Mixed signal circuit design at the cell, block, and possibly system level for Marvells next generation IP designs in advanced CMOS finfet technology nodes.

- Design focus on DDR/LPDDR PHY interface which includes but not limited to DLLs, Phase interpolators, CDRs, clocking, voltage regulation, reference generation, and equalization.

- Capable of PHY / IO feature definition and architectural planning.

- Drive a design from planning, implementation, and carry it through layout and post-layout analysis.

Requirements:

- In-depth knowledge on high speed DDR, LPDDR or HBM standard.

- Strong understanding of mixed-signal fundamentals.

- Good written and verbal communication skills.

- Ability to independently conduct analysis and provide solutions on complex design issues which may involve timing, layout, SI, PI...etc.

- Expertise with standard EDA tools (Hspice, Cadence).

- Experience with completing designs through chip tape out in nanometer technology nodes.

Preferred/Plus:

- Experience working in finfet technology nodes is preferred.

- Experience with RTL / Verilog coding is preferred.

- Experience with system level SI and PI analysis a plus.

- Experience with MATLAB and PERL a plus.

- Experience with timing analysis tools, such as Primetime or Nanotime, a plus.

Other Skills:

- Must have effective interpersonal and teamwork skills, potentially at a leadership position if needed.

- Demonstrates good analysis and problem-solving skills.

- Inherent sense of urgency and accountability.

- Must have the ability to multi-task in a fast-paced environment.

Education:

- BSEE with 10-15 years, MSEE or PhD with 5-10 years of experience.

Required Skills
Experience with high speed DDR, LPDDR or HBM standard, EDA Tools.
Nice To Have Skills
None Listed
Required Certifications
None Listed

Additional Details

Required Employment Authorization Type of Position
Other Full-time
Hourly Rate (US$) Annual Salary (US$)
NA /hr NA /annual
Relocation Assistance Provided Required Travel
No, Relocation Assistance None
Start Date Required Experience
25-Jun-19 6 -10 Years
Required Education Required Education Major
Bachelors, BSEE, MSEE or PhD

Recruiter Contact Information

To apply, please click on the e-mail address and attach your resume or complete the form further below.


« Return to Job Listings
» Resume Form Submission
Recruiter George Olivas
Professional Title Technical Recruiter
E-mail Address george@blueprintjobs.com
Address 7668 El Camino Real, Suite 104129
 
 
City / Municipality Carlsbad
State California
Postal / Zip Code 92009
Office Phone 760-452-5211 Extension: NA
Other Phone None Listed
Fax Number None Listed

Resume Form Submission for DDR DESIGN ENGINEER JobID:BP-43
    * = REQUIRED INFORMATION
First Name: *
Last Name: *
E-mail: *
Home Phone: *
Work Phone:   Extension  
Cellular Phone:  
Pager:  

Copy and Paste Resume: *

Copyright © 2002 - Blueprint Recruiting, Inc. All Rights Reserved.
Please direct questions, suggestions or concerns to info@BluePrintJobs.com

Site developed by 2simplifiTM Web Solutions.